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Solution-processed n-type fullerene field-eﬀect
transistors prepared using CVD-grown graphene
electrodes: improving performance with thermal
annealing†
Yong Jin Jeong,a Dong-Jin Yun,b Jaeyoung Jang,a Seonuk Park,a Tae Kyu An,a
Lae Ho Kim,a Se Hyun Kim*c and Chan Eon Park*a
Solution-processed organic field eﬀect transistors (OFETs), which are amenable to facile large-area
processing methods, have generated significant interest as key elements for use in all-organic electronic
applications aimed at realizing low-cost, lightweight, and flexible devices. The low performance levels of
n-type solution-processed bottom-contact OFETs unfortunately continue to pose a barrier to their
commercialization. In this study, we introduced a combination of CVD-grown graphene source/drain
(S/D) electrodes and fullerene (C60) in a solution-processable n-type semiconductor toward the fabrication
of n-type bottom-contact OFETs. The C60 coating in the channel region was achieved by modifying the
surface of the oxide gate dielectric layer with a phenyl group-terminated self-assembled monolayer (SAM).
The graphene and phenyl group in the SAMs induced p–p interactions with C60, which facilitated the
formation of a C60 coating. We also investigated the effects of thermal annealing on the reorganization
properties and field-effect performances of the overlaying solution-processed C60 semiconductors.
We found that thermal annealing of the C60 layer on the graphene surface improved the crystallinity of
the face-centered cubic (fcc) phase structure, which improved the OFET performance and yielded
mobilities of 0.055 cm2 V1 s1. This approach enables the realization of solution-processed C60-based
FETs using CVD-grown graphene S/D electrodes via inexpensive and solution-process techniques.
1. Introduction
Organic field-eﬀect transistors (OFETs), which are compatible with
low-temperature and solution processing methods, have received
significant attention as key elements for realizing commercially
viable all-organic electronics, including cheap, light, flexible, and
large-area electronic products.1–3 These advantages may be accessed
primarily by depositing the organic semiconductors onto substrates
using various solution processes including novel techniques
(spin-coating, layer-by-layer, or Langmuir–Blodgett techniques).4–7
Numerous studies have attempted to rationally design solution-
processable organic semiconductors composed of small mole-
cules and polymers, such as triethylgermylethynyl-substituted
anthradithiophene (diF-TEG ADT) or 2,7-dioctyl[1]benzo-
thieno[3,2-b][1]benzothiophene (C8-BTBT), in an effort to achieve
a high oxidation stability and good electrical performance.8,9
Pentacene, fullerene (C60), and their derivatives have been exten-
sively studied in small molecule semiconductors.10–12 Among these,
C60 and its derivatives have been most attractive because of their
good solubility in a variety of organic solvents.13,14 However, the
studies on the solution-processable C60-based FETs reported to
date have focused only on the effects of surface modifications on
the insulating layer and solvent dependence of the formation of
a stable C60 thin film, and the electron transfer properties.
15–17
As the field progresses, understanding the characteristics of
electrode/semiconductor interfaces has become important because
the crystallinity of the semiconductor deposited on electrodesmay
depend on the surface properties of the electrodes in a bottom-
contact configuration. Source/drain (S/D) electrodes are typically
patterned prior to the deposition of an organic semiconductor
layer.18–20 This configuration avoids damaging the organic
semiconductor films during certain patterning processes.21
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The development of appropriate S/D electrode materials is, there-
fore, vital. Metal S/D electrodes (e.g. gold, aluminum, and calcium)
are typically used in OFETs, even though these electrodes have
hydrophilic surfaces that can hinder uniform C60 film formation
via solution processing.22,23
CVD-grown graphene films have recently been considered as
potential alternative S/D electrodes for use in OFETs due to
their thinness, high electrical conductivity, and good oxidation/
thermal stabilities.24–26 The two-dimensionally flat sp2 carbon
network of a graphene film can interact with the molecules of a
carbon-based organic semiconductor including C60.
26–28 This
organic/organic interface between graphene and an organic
semiconductor could reduce the contact resistance compared
to the metal/organic semiconductor interface having high con-
tact resistance due to the formation of an unfavorable interface
dipole layer.20,29,30 To enlarge the benefits of graphene S/D
electrodes, it is necessary to investigate the growth behavior
of C60 molecules on graphene, and the ways to improve the
crystalline morphology of C60 on the graphene, with a goal to
enhance device performance.
Here, we prepared the C60 thin films deposited on graphene
S/D electrodes using solution processing techniques toward
the fabrication of bottom-contact OFETs for the first time.
Moreover, we studied the eﬀects of thermal annealing on the
crystallinities, morphologies, and OFET performances of C60
thin films on graphene. Uniform C60 thin films may be obtained by
treating the surfaces of the oxide dielectric layers with self-assembled
monolayers (SAMs) that include terminal phenyl groups.31
Higher annealing temperatures physicochemically reorganized
the C60 molecules and yielded their thin films on the graphene
electrodes with better crystallinities and fcc structures.
The resulting OFETs exhibited high performances with an
average mobility of 0.055 cm2 V1 s1 using the graphene S/D
electrodes. This study enables the realization of C60 bottom-
contact FETs using CVD-grown graphene S/D electrodes via
inexpensive and solution-process techniques.
2. Expermintal section
The graphene was synthesized on a 25 mm thick copper foil
using CVD methods at low pressures. The graphene layers were
then transferred onto a pre-cleaned SiO2/Si substrate, as described
previously.22,32 The CVD-grown graphene was monolayer films
with some existing bilayer island from the scanning electron
microscopy image and Raman spectra, as shown in Fig. S1 in
the ESI.†33,34 The SiO2/Si substrate was cleaned by piranha treat-
ment, followed by multiple DI water rinses and then further
cleaned by exposure to UV-ozone (UVO) for 20 min. After thermal
annealing above 350 1C for 1 h to obtain the cleaned graphene
surface, the graphene was patterned by using standard photo-
lithography. The device fabrication steps are briefly summarized
in Fig. 1. A negative-type photoresist (PR) was spin-coated onto the
graphene films and then exposed to UV light through a photo-
mask. The PR was then washed away using a developer and DI
water. All parts of the graphene films other than the part used as a
S/D or contact electrode were not covered by the PR and were
etched with the O2 plasma. The phenyl group-terminated SAM
treatment was accomplished by applying phenyltrimethoxysilane
(PTS) (C6H5Si(OCH3)3, 97%, Aldrich Co.) to the 300 nm thick SiO2/
Si substrates. The substrates were exposed to UVO for 10 min
and then to PTS vapor at 140 1C for 40 min. The substrates were
Fig. 1 Schematic illustration of the experimental procedure and sample structure used in this study. The lower right inset shows the chemical structures
of phenyltrimethoxysilane (PTS).
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then baked at 120 1C for 20 min. After the PR had been removed
in a warm acetone solution (Fig. S2 shows the optical micro-
scopy image of patterned graphene electrodes without contact
pad, ESI†), a 0.6% C60 solution in dichlorobenzene was spin-
coated to cover the substrates with graphene S/D electrodes.
The C60 thin film coatings were thermally annealed at 50, 90, or
130 1C for 1 h and then were slowly cooled to room temperature
in a vacuum chamber. The channel width (W) of the OFETs was
1000 mm, and the channel lengths (L) were 20, 50, 100, or 150 mm.
The C60 was spin-coated onto the substrates in a N2-rich glove
box, and the other fabrication steps were performed in ambient
air (RH: 40%  10%).
All electrical measurements were performed using a Keithley
4200 SCS in a N2-rich glove box. The morphologies of the C60
films were investigated using atomic force microscopy (AFM,
Multimode AFM, Digital Instruments), and their y–2ymode out-
of-plane X-ray diffraction (XRD) patterns and two-dimensional
grazing incidence wide-angle XRD (2D-GIXD) patterns were
collected using a synchrotron X-ray beam source at the 5A and
3C beamline of the Pohang Accelerator Laboratory (PAL). The
work functions of the graphene electrodes and the energy level
alignment of the C60/graphene structures were investigated using
ultraviolet photoelectron spectroscopy (UPS, beam diameter:
5 mm). The top-surface regions of the C60 layers were cleaned
using an Ar gas cluster ion beam sputtering process prior to the
UPS measurements in order to remove air contamination and
any oxidized C60 layers. The optical band gap of C60 was studied
using reflective electron energy loss spectroscopy (REELS,
using an electron gun and a photodetector manufactured by
PSP Vacuum Technology Ltd.). The water contact angles were
measured using SEO300A.
3. Results and discussion
The water contact angles (ywater) on the UVO-exposed and PTS-
modified SiO2/Si substrates (prepared using the vapor deposi-
tion method) were measured to confirm whether the substrates
were eﬀectively modified with PTS by the vapor deposition
method. Fig. 2a shows the optical images captured while the
water droplets were seeded onto the UVO- and PTS-modified
SiO2/Si substrates. The values of ywater on the UVO-treated SiO2/
Si substrates were less than 11, whereas those obtained from
the PTS-modified SiO2/Si substrates were found to beB54 21,
which are smaller than the values reported for the PTS-modified
SiO2/Si substrates prepared using the solution dippingmethod.
35,36
In addition, the contact angle of dichlorobenzene on PTS SAM
modified substrates had the value of B11  21 (Fig. S3, ESI†),
in good agreement with the reported values.37 These results
suggested that the SiO2/Si substrate surfaces were eﬀectively
modified with the PTS-SAM.
The wettability of C60 at the electrode and channel regions
was examined by spin-casting 25 nm thick C60 films onto the
substrates bearing graphene S/D electrodes. The channel areas
were modified with the PTS-SAM or were left unmodified.
C60 was only deposited onto the graphene electrodes in the
substrate prepared without the PTS modification, and the C60
layer was fully dewetted from the SiO2 (Fig. 2b). By contrast, the
PTS modification allowed C60 to form a wetted film on the
channel, leading to the successful deposition of C60 films onto
both the graphene and channel regions (Fig. 2c). These results
may have been facilitated by p–p interactions between the
C60 molecules and the two-dimensional carbon sheet formed
by a honeycomb lattice of graphene and phenyl groups in the
PTS-SAM.16,31 In this way, it was possible to fabricate bottom-
contact C60 FETs using spin-coating techniques if the graphene
and PTS-SAM were organized as an S/D electrode and a channel
modifying layer, respectively. On the other hand, the metal
electrodes prepared with aluminum could not be used in solution-
processed C60 FETs with a bottom-contact geometry because
C60 molecules were aggregated on the metal electrodes during
the spin-coating process, as shown in Fig. S4 (ESI†).
High OFET performances require highly crystalline semi-
conductor thin films that favor eﬀective charge transport and
enhanced mobility.38 Previous studies have used thermal treat-
ment with heating around 100 1C to enhance the crystallinity of
C60 in a polymer gate dielectric, resulting in improved OFET
performances.15 In the present work, C60 thin films deposited
onto graphene were annealed at a variety of temperatures. AFM,
XRD, 2D-GIXD, and UPS analyses were performed to examine
the eﬀects of thermal annealing on the crystalline morphology
and electronic structure of the C60 film on graphene, as well as to
establish the optimal conditions (such as annealing temperature
(TA)) for achieving a high OFET performance.
Fig. 3a–c show the AFM topography images and height
profiles of C60 thin films prepared on graphene S/D electrodes
after thermal annealing at three different TA values of 50, 90, or
130 1C, respectively. The C60 molecules in the films deposited on
graphene formed a miliary topology of small ellipsoidal balls.
Fig. 2 (a) Optical images of the seeding water droplet on the UVO- and
PTS-treated SiO2/Si substrates. Optical microscopy images of the C60 thin
film coatings deposited onto the patterned graphene electrodes, with an
untreated channel (b), or with a PTS-treated channel (c).
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Some of the C60 molecular bunches formed aggregates on the
graphene electrode in the films that were thermally annealed at
50 1C, whereas the self-organized C60 molecules were present in
the films deposited on graphene after thermal annealing at 90
or 130 1C. The rms roughness (Rms) of the C60 films annealed at
50 1C was much higher than the value obtained after annealing
at 90 or 130 1C. The cross-sectional height profiles also revealed
that the C60 layer formed a flat and smooth film on graphene
after thermal annealing at 90 or 130 1C, whereas some C60
molecules were aggregated to form 20–40 nm thick bunches on
graphene after thermal annealing at 50 1C.
In addition to the morphological studies conducted using
AFM analysis, we also investigated the X-ray diﬀraction patterns
to analyze the crystalline structure of the C60/graphene bilayer.
Fig. 4a shows the y–2y mode out-of-plane XRD patterns
obtained from the thermally annealed C60 films deposited onto
graphene at various TA values. As shown in the XRD patterns,
the out-of-plane XRD peak intensity obtained from the C60 film
annealed at 130 1C was much higher than the corresponding
peaks in films annealed at 50 1C or 90 1C, suggesting better
crystallinity along the out-of-plane direction as a result of thermal
annealing at high TA. The intense peak at qz = 0.75 A
1 and the
small peak at qz = 1.52 A
1 in the out-of-plane XRD patterns
obtained from a C60 thin film corresponded to the (111)
and (311) reflections, respectively. Previous studies revealed
that the C60 crystals formed a face-centered cubic ( fcc) phase
structure.15,17,39
The relationship between the crystallinity and TA was further
explored and an in-depth analysis of the crystalline structure of
the C60 thin films prepared on graphene was conducted by
collecting 2D-GIXD measurements. Fig. S5a–c (ESI†) show the
2D-GIXD patterns obtained from a C60 layer annealed at various
TA. The 2D-GIXD patterns obtained from the C60 film annealed
at 130 1C displayed reflection spots with apparent intensities
that were higher than those obtained from other patterns,
strongly suggesting that the C60 molecules formed more exten-
sive crystal structures as TA increased, in good agreement with
the XRD analysis.
The hypothesis described above, that the C60 crystals formed
an fcc phase structure, was tested by indexing the 2D-GIXD
patterns collected from C60 films deposited onto graphene and
thermally annealed at 130 1C. The measured patterns were
compared with C60 fcc reference patterns reported in previous
studies, as shown in Fig. 4b.40–42 The lower spectrum shown in
Fig. 4b reveals the integrated GIXD intensity in the in-plane
direction. All structural information collected from the XRD
and 2D-GIXD profiles indicated that the crystalline growth in
the C60 films formed an fcc phase structure on graphene. Some
peaks were absent, and even the 2D-GIXD profile peaks
observed in Fig. 4b had lower intensities than the corres-
ponding peaks obtained from reference fcc C60 structures.
Because film formation via solution processing may be dis-
rupted by the presence of solvent molecules, solution-deposited
C60 molecules formed random crystalline domains more fre-
quently than did C60 molecules deposited through vacuum
evaporation processes.
The electron injection barrier at the C60/graphene interface
was examined by collecting UPS spectra and performing REELS
analyses of the C60/graphene structures annealed at diﬀerent
TA. Fig. 5a–c show the UPS spectra (secondary cut-off and
valence band region) and REELS spectra of C60/graphene films
annealed at different TA. The graphene layers examined here
were thermally treated at 350 1C for 1 h to remove the polymer
residue that remained after the transfer process. In general,
thermal treatment of transferred graphene induced charge
transfer between graphene and SiO2, which resulted in p-type
Fig. 3 AFM topography images of thermally annealed C60 films deposited onto a graphene electrode at (a) 50 1C, (b) 90 1C, or (c) 130 1C. The bottom
graphs display the corresponding AFM cross-sectional height profiles of the C60 films.
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graphene doping.26 Therefore, the work functions of the thermally
annealed graphene films were found to be 4.81 eV evaluated
from the UPS data (Fig. 5a). The vacuum level shift and electron
injection barrier (FE.B) between C60 and graphene were calcu-
lated using the UPS and REELS spectra. FE.B was calculated
from the difference between the lowest unoccupied molecular
orbital (LUMO) level of C60 and the Fermi energy level (Ef) of
graphene. This value also corresponded to the difference
between the band gap (Eg) and the hole injection barrier
(FH.B = EHOMO  Ef, where HOMO refers to the highest occupied
molecular orbital). The band gap of the C60 film deposited onto
each sample was measured directly from the electron energy
level difference between the zero-energy loss position and the
onset of the minimum energy loss peak in the REELS spec-
tra.43,44 Although the band gap of an organic semiconductor
measured using REELS data is generally lower than the corres-
ponding transport band gap due to the exciton binding energy
difference,43,44 the band gap obtained using the REELS techni-
que, which is relatively insensitive to the substrate-induced
charge carrier concentration, was used to characterize the
electron injection barrier at the C60/graphene interface. Despite
the crystallinity differences among the C60 films annealed at
different TA values, the UPS and REELS spectra, which queried
the electronic structures of both the occupied and unoccupied
states, gave nearly identical energy distributions. Highly crystal-
line organic semiconductor films can reduce the exciton binding
energy by the scale at mere tens meV due to the weak inter-
molecular van der Waals interactions.45 For these reasons, the
C60 films prepared at different TA have no distinction in the
band gap energies.
The UPS and REELS spectra of the annealed C60 film coatings
on graphene were used to generate the schematic diagrams of
the energy bands at the C60/graphene interfaces, as shown in
Fig. 5d–f. As TA increased from 50 1C to 130 1C, the vacuum
level shift increased from 0.16 eV to 0.23 eV, whereas FE.B
decreased slightly from 0.26 eV to 0.19 eV. The changes in the
vacuum level shift and FE.B with TA were attributed to the
crystalline morphologies of the C60 films deposited on graphene
and annealed at different TA values.
46 These results demon-
strated that carrier injection could be facilitated in OFETs by
reducing the electron injection barrier from graphene to C60
after thermal annealing at high TA.
The CVD-grown graphene films were used as S/D electrodes
and the SiO2 surface was modified with a PTS-SAM to enable
the fabrication of solution-processed C60 FETs prepared using
a bottom-contact geometry, as shown in Fig. 6a. The device
characteristics, determined by measuring the electrical proper-
ties of the OFETs, were examined in three diﬀerent C60 FETs
prepared under various TA values to investigate the eﬀects of
thermal annealing of the spin-coated C60 films. Fig. 6b and c
show, respectively, the transfer and output characteristics of
the OFETs. The field-eﬀect mobility (m) in the saturation regime
(drain voltage, VD = 80 V) was calculated from the slope of the
square root drain current (ID
1/2) versus the gate voltage (VG) using
the following equation:
ID ¼ mCiW
2L
VG  Vthð Þ2 (1)
where Ci is the capacitance per unit area of the gate dielectric
(E10 nF cm2) and Vth is the threshold voltage. The electrical
Fig. 4 (a) y–2ymode out-of-plane XRD profiles of thermally annealed C60 films deposited onto graphene electrodes at different TA (l = 1.07 Å). (b) 2D-
GIXD patterns of the C60 films deposited onto graphene and thermally annealed at 130 1C, indexed according to the C60 fcc phase structure. The bottom
graph displays the corresponding in-plane profiles extracted from the 2D-GIXD pattern obtained from a C60 film.
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Fig. 5 Comparative UPS spectra showing the secondary cutoﬀ region (a) and valence regions (b) of C60/graphene films annealed at diﬀerent TA (50, 90,
or 130 1C). (c) REELS spectrum of a C60/graphene film. Schematic energy diagram of the C60/graphene film interface after annealing at (d) 50 1C,
(e) 90 1C, or (f) 130 1C, including the work function of the graphene films, the HOMO and the LUMO levels, the electron injection barriers, and
the vacuum level shift. The electron injection barriers between graphene and the thermally annealed C60 films were calculated from the UPS and
REELS spectra.
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characteristics of the OFETs are summarized in Table 1. As TA
increased, the resulting C60 FETs showed higher mobilities and
on-state currents, demonstrating that high C60 crystallinity
improved the OFET performance. The C60 FET devices that were
thermally annealed at 130 1C exhibited the highest electrical
performances, with an average m of 0.055  0.004 cm2 V1 s1
and an on/oﬀ ratio of 106.
The origin of these field-eﬀect mobility variations was
investigated by calculating the contact resistance of each device
using the transfer-line method.21,47 The total width-normalized
resistances (RtotalW) were determined from the inverse slope of
the I–V curve for each device (W = 1000 mm and L = 20, 50, 100,
150 mm) in the linear regime at each gate voltage (Fig. S6, ESI†).
The RtotalW value could be expressed as
RtotalW ¼ RcW þ LmCi VG  Vthð Þ (2)
where RcW, m, and Vth are the width-normalized contact resis-
tance, intrinsic field-eﬀect mobility, and threshold voltage,
respectively. Therefore, RcW could be approximated based on
the y-intercept of the linear extrapolation of the plots of RtotalW
versus channel length (L). Fig. 6d plots the width-normalized
contact resistances (RcW) of these OFETs under various gate
voltages. It should be noted that the C60 FET devices thermally
annealed at 130 1C showed the smallest contact resistances
between the electrode and the active layer. These results
demonstrated that highly crystalline C60 films formed on the
graphene S/D electrodes and a small charge injection barrier in
C60/graphene led to a small RcW, which enhanced the OFET
performance. Because thermal annealing also increased the
crystallinity of C60 in the channel area,
15 the channel resistance
may also be reduced by thermal annealing. Therefore, we
believed that reductions in both the contact and channel
resistances contributed to the high OFET performances in
C60-based FETs.
Fig. 6 (a) Schematic illustration of a bottom-contact C60 FET prepared using graphene S/D electrodes in this study. (b) Transfer characteristics in the
saturation regime (VD = 80 V), and (c) output characteristics of three types of C60 FETs prepared using graphene S/D electrodes and thermally annealed at
various TA values (50, 90, or 130 1C). The channel lengths (L) and widths (W) of the OFETs were 100 and 1000 mm, respectively. (d) The RcW values for
three types of C60 FETs prepared using graphene S/D electrodes, as a function of the VG values.
Table 1 Electrical characteristics of the C60 FETs prepared using
graphene S/D electrodes and thermally annealed at various TA values
(50, 90, and 130 1C)
TA [1C] m [cm
2 V1 s1] Vth [V] Ion/oﬀ SS [V dec
1]
50 0.002  0.001 2.93 B104 3.45
90 0.027  0.002 3.20 B105 3.88
130 0.055  0.004 2.39 B106 3.28
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4. Conclusions
In conclusion, we realized solution-processable C60-based
bottom-contact OFETs for the first time by using CVD-grown
graphene as the S/D electrodes. C60 was eﬀectively spin-coated
onto graphene, which formed stabilizing p–p interactions,
whereas the film was not spin-coated onto the metal electrodes.
In the channel region, the phenyl group of the SAM formed p–p
interactions with the C60 molecules, which further stabilized
the C60 coating and enabled OFET preparation. We found that the
thermally annealed C60 films on graphene displayed surprisingly
good crystallinities and low electron injection barriers between
the graphene and C60, leading to eﬀective charge injection and
transport. The resulting devices exhibited field eﬀect mobility
values up to 0.055 cm2 V1 s1 with high on/oﬀ ratios exceeding
106. These results constitute significant progress toward the
realization of all-organic integrated devices based on CVD-grown
graphene electrodes prepared using inexpensive and simple
fabrication techniques.
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